Title page for etd-0812111-115518


[Back to Results | New Search]

URN etd-0812111-115518
Author Chun-Yuan Chang
Author's Email Address gucci0801@gmail.com
Statistics This thesis had been viewed 5347 times. Download 154 times.
Department Computer Science and Engineering
Year 2010
Semester 2
Degree Master
Type of Document
Language English
Title The Digital Delay-Controlled SAR Delay Locked-Loop with Low Power in Sleep Mode
Date of Defense 2011-07-21
Page Count 71
Keyword
  • Sleep Mode
  • Low Power
  • CMOS
  • Phase-Locked Loop
  • Delay-Locked Loop
  • Abstract A successive approximation register (SAR) circuit is adopted to control the digital delay line in the delay-locked loop (DLL) to achieve very fast locking effect in this proposed thesis. And in order to get low power consumption results, a loop state controller (LSC) is utilized to disable most of circuit. Because it is more easily to design and the advantages of high stability of delay-locked loop (DLL) compared to phase-locked loop (PLL), delay-locked loop (DLL) is more widely used in the adjustment of the clock error in the high frequency situation.
    This proposed delay locked loop (DLL) is added a register and a multiplexer in the feedback path. And the multiplexer does select which n-bit digital control code shall be read into the delay line; as the loop is locked, the path goes through the register is chosen to enter the sleep state ,and disable part of the circuit to make it into power saving mode. When entering the sleep state, the register provides the fixed input code; the phase error comparator (PEC) will keep tracking whether the frequency changes due to process, voltage, temperature and load (PVTL) variation uninterruptedly. Once there is something changed, the PEC will send a signal to inform the loop state controller (LSC) to enable the circuit from the sleep state, when the clock has to be locked again. And it just has 6 cycles time to relock, the lock range is form 150MHz to 900MHz. The power consuming are 15mW in lock mode and 9mW in sleep mode.
    Advisory Committee
  • Chia-Hsiung Kao - chair
  • Shiann-Rong Kuang - co-chair
  • Chia-Ling Wei - co-chair
  • Ko-Chi Kuo - advisor
  • Files
  • etd-0812111-115518.pdf
  • Indicate in-campus at 5 year and off-campus access at 5 year.
    Date of Submission 2011-08-12

    [Back to Results | New Search]


    Browse | Search All Available ETDs

    If you have more questions or technical problems, please contact eThesys