Title page for etd-0804114-150954


[Back to Results | New Search]

URN etd-0804114-150954
Author Ting-Hsuan Wu
Author's Email Address No Public.
Statistics This thesis had been viewed 5570 times. Download 21 times.
Department Computer Science and Engineering
Year 2014
Semester 1
Degree Master
Type of Document
Language English
Title Socket-based Software and Hardware performance co-monitoring in AXI interconnect SoC
Date of Defense 2014-08-22
Page Count 93
Keyword
  • Socket-based transaction state monitor
  • Performance monitoring
  • Performance analysis
  • Transaction
  • Software
  • Abstract Embedded systems are contained in many kinds of hardware resources and software processes today. Since the SoC industry has shift its development goal from processor clock frequencies increasing to work distribution among multiple IPs, SoC interconnect is also an important factor which will influence system performance. With the demand for reviewing the accomplishment of system tasks by the hardware resource, the performance information considered from both hardware and software will need to be referred. In order to achieve efficiency of SoC integration, our team adopt GIF (Generic Interface) socket interface to integrate the custom IPs with AMBA AXI interconnect, the performance interference of transaction behaviors should also be concerned. Therefore, this thesis proposed a Socket-Based Performance Monitoring Tool Suite (SB PMTS) which is capable to monitor the two types of performance information: (1) The execution time of a complete task including user application in User Space, software in Kernel Space – such as: device driver, and major hardware IPs which may perform acceleration (2) The transaction events on the socket interface which is between custom IP and on-chip interconnect. SB PMTS consists of two main hardware monitoring components: Program monitor (PM) and Transaction monitor (TM). TM will examine the handshake mechanism of GIF socket-based interface with Socket-Based Transaction State Monitor (SB TSM). Accordingly, SB PMTS will synchronize the performance information from different resource and enable the average designers to quickly assess the quality of the SoC without any instrumentation.
    Advisory Committee
  • Chung-Ho Chen - chair
  • Da-Wei Chang - co-chair
  • Yun-Nan Chang - co-chair
  • Chung-Fu Kao - co-chair
  • Ing-Jer Huang - advisor
  • Files
  • etd-0804114-150954.pdf
  • Indicate in-campus at 5 year and off-campus access at 5 year.
    Date of Submission 2014-09-04

    [Back to Results | New Search]


    Browse | Search All Available ETDs

    If you have more questions or technical problems, please contact eThesys