Title page for etd-0728117-224433


[Back to Results | New Search]

URN etd-0728117-224433
Author Hsiang-Hao Liang
Author's Email Address No Public.
Statistics This thesis had been viewed 5358 times. Download 0 times.
Department Computer Science and Engineering
Year 2016
Semester 2
Degree Master
Type of Document
Language zh-TW.Big5 Chinese
Title Design of Low-Power and Dynamically Reconfigurable Multi-Precision Special Function Units
Date of Defense 2017-07-25
Page Count 132
Keyword
  • polynomial approximation
  • multi-precision
  • special function unit
  • digital arithmetic
  • function evaluation
  • Abstract Computation of special functions is widely used in many applications such as stereo vision, image processing, and communication. Piecewise polynomial approximation (PPA) is usually adopted in hardware implementation of special function computation where the coefficients of polynomials that approximate the function in the partitioned input segments are stored in lookup tables (LUT). Optimization of LUT or arithmetic components are the major design considerations in hardware function evaluation. In this thesis, we will focus on the low-cost and low-power design of hardware function evaluation that supports dynamic multiple precisions. In high-precision requirements such as 32-bit accuracy, the degree of per-segment approximation polynomial is usually increased to three in order to reduce the LUT size. However, the involving arithmetic components become more complicated. This thesis proposes several different architectures based on Horner’s rules with iterative computation of lower-degree polynomials, and compare the performance in area, delay and power consumption. Finally, we select the architecture with improved Horner’s rule. In the example of reciprocal function computation with degree-three PPA, the proposed design has area saving rate of up to 60% while almost maintaining the same delay compared with the direct implementation of degree-three polynomials. In dynamic multi-precision computation, t unused LUT and arithmetic components are turned off in order to reduce power consumption in low-precision modes.
    Advisory Committee
  • Chung-Ho Chen - chair
  • Shiann-Rong Kuang - co-chair
  • Kun-Chih Chen - co-chair
  • Shen-Fu Hsiao - advisor
  • Files
  • etd-0728117-224433.pdf
  • Indicate in-campus at 5 year and off-campus access at 5 year.
    Date of Submission 2017-08-28

    [Back to Results | New Search]


    Browse | Search All Available ETDs

    If you have more questions or technical problems, please contact eThesys