Title page for etd-0620100-231307


[Back to Results | New Search]

URN etd-0620100-231307
Author Ya-Hsin Hsueh
Author's Email Address No Public.
Statistics This thesis had been viewed 5350 times. Download 3411 times.
Department Electrical Engineering
Year 1999
Semester 2
Degree Master
Type of Document
Language zh-TW.Big5 Chinese
Title IC Design and Implementation of Fast Bipolar Inner Product Processor and Analog to Digital Converter
Date of Defense 2000-06-06
Page Count 57
Keyword
  • Smart Battery Monitor Emulator System
  • Analog to Digital Converter
  • Fast Bipolar Inner Product Processor
  • Abstract This thesis is composed of three independent parts, which are respectively focused on three different applications.
    1. A Circuit Design of Fast Bipolar Inner Product Processor for Neural Associative Memory Networks:
    A novel and high-speed realization of the bipolar-valued inner product processor for associative memory networks is presented. The proposed design is verified to speed up the inner product computation compared with prior works.
    2. An Area-Saving 8-bit A/D Converter Using A Binary Search Scheme:
    A fast and area-saving analog-to-digital converter using DFFs and a digital-to-analog converter is proposed. This design provides a reasonably fast solution for the embedded ADC with the area penalty growing linearly with the data length.
    3. A Smart Battery Monitor Emulator System:
    An efficient smart battery monitor emulator system is designed by using the bq2018 IC of Benchmarq company. This system is aimed to improve the battery monitoring efficiency such that the exact remaining power and time of the battery can be estimated.
    Advisory Committee
  • Sying-Jyan Wang - co-chair
  • Ing-Jer Huang - co-chair
  • Chua-Chin Wang - co-chair
  • Files
  • total.pdf
  • indicate access worldwide
    Date of Submission 2000-06-20

    [Back to Results | New Search]


    Browse | Search All Available ETDs

    If you have more questions or technical problems, please contact eThesys